Standby power reduction using optimal supply voltage and body-bias voltage
نویسندگان
چکیده
منابع مشابه
Standby power reduction using optimal supply voltage and body-bias voltage
This paper proposes a novel design method to minimize the leakage power during standby mode using a novel optimal supply voltage and body-bias voltage generating technique for nanoscale VLSI systems. The minimum level of VDD is generated for different temperature and process conditions adaptively using a look-up-table method. The subthreshold current as well as gate-tunneling and bandto-band-tu...
متن کاملStandby power reduction using dynamic standby control with voltage keeper
This paper presents dynamic standby control (DSC) with voltage keeper for further standby power reduction. As compared to the reported DSC, the new modified DSC can be kept deeply cut-off with negative overdrive voltage as well. Besides, a bootstrapped voltage keeper directly recharges the boosted node of power gate, which prevents leakage current during the recharging period. However, total st...
متن کاملOptimal DG Placement for Power Loss Reduction and Improvement Voltage Profile Using Smart Methods
Distributed Generations (DGs) are utilized to supply the active and reactive power in the transmission and distribution systems. These types of power sources have many benefits such as power quality enhancement, voltage deviation reduction, power loss reduction, load shedding reduction, reliability improvement, etc. In order to reach the above benefits, the optimal placement and sizing of DG is...
متن کاملTemperature Variable Supply Voltage for Power Reduction
The scaling trend of MOSFETs requires the supply and the threshold voltages to be reduced in future generations. Although the supply voltage is reduced, the total power dissipation and the static power of the chip are increased. Power dissipation is one of the limiting factors in achieving the highest performance of a chip. Therefore, new power reduction techniques are required. In this paper a...
متن کاملStandby Voltage Scaling for Reduced Power
Lowering VDD during standby mode reduces power by decreasing both voltage and current. Measurements of a 0.13 m testchip show that reducing VDD to near the point where state is lost gives the best power savings. We propose closed-loop voltage scaling that uses “canary” flip-flops for achieving these savings. This approach provides over 2X higher savings than optimal open-loop approaches without...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2008
ISSN: 1349-2543
DOI: 10.1587/elex.5.556